VLSI & PARALLEL COMPUTING FOR PATTERN RECOGNITION & ARTIFICIAL INTELLIGENCE

SERIES IN MACHINE PERCEPTION AND ARTIFICIAL INTELLIGENCE*

Editors: **H. Bunke** (Univ. Bern, Switzerland)
P. S. P. Wang (Northeastern Univ., USA)

- Vol. 6: Active Robot Vision: Camera Heads, Model Based Navigation and Reactive Control
(Eds. *H. I. Christensen, K. W. Bowyer and H. Bunke*)
- Vol. 7: Advances in Pattern Recognition Systems Using Neural Network Technologies
(Eds. *I. Guyon and P. S. P. Wang*)
- Vol. 8: Thinning Methodologies for Pattern Recognition
(Eds. *C. Y. Suen and P. S. P. Wang*)
- Vol. 9: State of the Art in Digital Mammographic Image Analysis
(Eds. *K. W. Bowyer and S. Astley*)
- Vol. 11: Experimental Environments for Computer Vision and Image Processing
(Eds. *H. I. Christensen and J. L. Crowley*)
- Vol. 12: Computing Conceptual Organization in Computer Vision
(Eds. *S. Sarkar and K. L. Boyer*)
- Vol. 13: Progress in Automatic Signature Verification
(Eds. *R. Plamondon*)
- Vol. 15: Parallel Image Analysis and Processing
(Eds. *K. Inoue, A. Nakamura, M. Nivat, A. Saoudi and P. S. P. Wang*)
- Vol. 16: Document Image Analysis
(Eds. *H. Bunke, P. S. P. Wang and H. Baird*)
- Vol. 17: Applications of AI, Machine Vision and Robotics
(Eds. *K. L. Boyer, L. Stark and H. Bunke*)

Forthcoming

- Vol. 10: Generic Object Recognition Using Form and Function
(Eds. *K. W. Bowyer and L. Stark*)
- Vol. 14: Document Analysis Systems
(Eds. *A. Dengel and L. Spitz*)

*For the complete list of titles in this series, please write to the Publisher.

VLSI & PARALLEL COMPUTING FOR PATTERN RECOGNITION & ARTIFICIAL INTELLIGENCE

Edited by

N. Ranganathan

*Center for Microelectronics Research
Department of Computer Science and Engineering
University of South Florida, Tampa, FL 33620, USA*

World Scientific

Singapore • New Jersey • London • Hong Kong

Published by

World Scientific Publishing Co. Pte. Ltd.

P O Box 128, Farrer Road, Singapore 9128

USA office: Suite 1B, 1060 Main Street, River Edge, NJ 07661

UK office: 57 Shelton Street, Covent Garden, London WC2H 9HE

**VLSI AND PARALLEL COMPUTING FOR PATTERN RECOGNITION AND
ARTIFICIAL INTELLIGENCE**

Copyright © 1995 by World Scientific Publishing Co. Pte. Ltd.

All rights reserved. This book, or parts thereof, may not be reproduced in any form or by any means, electronic or mechanical, including photocopying, recording or any information storage and retrieval system now known or to be invented, without written permission from the Publisher.

For photocopying of material in this volume, please pay a copying fee through the Copyright Clearance Center, Inc., 27 Congress Street, Salem, MA 01970, USA.

ISBN 981-02-2312-9

Printed in Singapore by Uto-Print

CONTENTS

Preface	1
<i>N. Ranganathan</i>	
ENPASSANT: An Environment for Evaluating Massively Parallel Array Architectures for Spatially Mapped Applications	3
<i>M. C. Herbordt & C. C. Weems</i>	
A Reconfigurable Architecture for Image Processing and Computer Vision	29
<i>S. M. Bhandarkar, H. R. Arabnia & J. W. Smith</i>	
A Design Methodology for Very Large Array Processors — Part 1: GIPOP Processor Array	59
<i>N. Venkateswaran, S. Pattabiraman, R. Devanathan, B. Kumaran, A. Ahmed, S. Narayanan & Radharamanan</i>	
A Design Methodology for Very Large Array Processors — Part 2: PACUBE VLSI Arrays	93
<i>N. Venkateswaran, S. Pattabiraman, J. Desouza, G. Sriram, R. Srinivasan, R. Shankar & G. Suresh</i>	
A VLSI Implementation of the Inverse Discrete Cosine Transform	133
<i>A. K. Bhattacharya & S. S. Haider</i>	
Systolic Merging and Ranking of Votes for the Generalized Hough Transform	145
<i>M. Albanesi & M. Ferretti</i>	
High-Speed Parallel VLSI Architectures for Image Decorrelation	173
<i>T. Acharya & A. Mukherjee</i>	
PMAC: A Polygon Matching Chip	197
<i>R. Sastry & N. Ranganathan</i>	
Quadtree Algorithms for Template Matching on Mesh Connected Computer	217
<i>H. Senoussi & A. Saoudi</i>	
Fast Pattern-Matching Algorithm on Modular Mesh-Connected Computers with Multiple Buses	243
<i>K. L. Chung</i>	
A VLSI Parallel Architecture for Fuzzy Expert Systems	253
<i>V. Catania & G. Ascia</i>	
VLSI Implementation of an Efficient ASIC Architecture for Real-Time Rotation of Digital Images	281
<i>I. Ghosh & B. Majumdar</i>	