World Scientific
  • Search
  •   
Skip main navigation

Cookies Notification

We use cookies on this site to enhance your user experience. By continuing to browse the site, you consent to the use of our cookies. Learn More
×

System Upgrade on Tue, May 28th, 2024 at 2am (EDT)

Existing users will be able to log into the site and access content. However, E-commerce and registration of new users may not be available for up to 12 hours.
For online purchase, please visit us again. Contact us at [email protected] for any enquiries.

INTERACTIVE IIR SC MULTIRATE COMPILER APPLIED TO MULTISTAGE DECIMATOR DESIGN

    https://doi.org/10.1142/S0218126607003770Cited by:1 (Source: Crossref)

    This paper proposes an interactive architecture compiler for SC multirate circuits that allows the automated design from the frequency specifications to the building block implementation, applied to the design and synthesis of multistage SC decimators. The compiler provides a library of different topologies that comprises a few independent multi-decimation building blocks. New building blocks defined by the users are also available for the design of a specific stage. A design example of a 7th order SC decimator illustrates the efficient synthesis of the corresponding resulting circuits that achieve the required anti-aliasing amplitude responses with respect to the speed requirements of the operational amplifiers and also the minimum capacitance spread and total capacitor area.

    References

    • N. C.   Horta , J. E.   Franca and C. A.   Leme , Analogue-Digital ASICs, Circuit Techniques, Design Tools and Applications , eds. R. S.   Soin , F.   Maloberti and J. E.   Franca ( Peter Peregrinus Ltd. , London , 1991 ) . Google Scholar
    • D. G. Nairn and A. S. Sedra, IEEE Circuits Dev. Mag. 5 (1988), DOI: 10.1109/101.933. Google Scholar
    • H. Johansson, Synthesis and realization of high speed recursive digital filters, IEEE Int. Symp. Circuits and Systems (1999) pp. 291–294. Google Scholar
    • R. P. Martins, J. E. Franca and F. Maloberti, IEEE J. Solid-State Circuits SC-28, 962 (1993). Web of ScienceGoogle Scholar
    • R. P. Martins and J. E. Franca, IEEE Trans. Circuits Syst. 42, 367 (1995). CrossrefGoogle Scholar
    • P. J. Santos, J. E. Franca and J. A. Martins, IEEE Trans. Circuits Syst. 43, 31 (1996). CrossrefGoogle Scholar
    • R.   Crochiere and L.   Rabiner , Multirate Digital Signal Processing ( Prentice-Hall , Englewood Cliffs , 1983 ) . CrossrefGoogle Scholar
    • P. N. Cheong, R. P. Martins and J. E. Franca, IEEE Trans. Circuits Syst. II 49, 293 (2002), DOI: 10.1109/TCSII.2002.801208. CrossrefGoogle Scholar
    • P. N. Cheong and R. P. Martins, Interactive SC multirate compiler applied to multistage decimator design, IEEE Proc. Int. Symp. Circuits and Systems — ISCAS'2000 (2000) pp. III185–III188. Google Scholar
    • N. Cheong and R. P. Martins, Automatic synthesis of IIR SC multistage decimators, Proc. 47th IEEE Int. Midwest Symp. Circuits and Systems (2004) pp. 287–290. Google Scholar
    • M. H. Fino, J. E. Franca and A. S. Garção, IEEE Trans. CAD/ICAS 14, 858 (1995). Google Scholar
    • W. Ping and J. E. Franca, Electron. Lett. 29, 953 (1993), DOI: 10.1049/el:19930635. Crossref, Web of ScienceGoogle Scholar
    • S. C. Fang, Switcap User's Guide, Columbia University (1982) . Google Scholar