World Scientific
  • Search
Skip main navigation

Cookies Notification

We use cookies on this site to enhance your user experience. By continuing to browse the site, you consent to the use of our cookies. Learn More
×
Our website is made possible by displaying certain online content using javascript.
In order to view the full content, please disable your ad blocker or whitelist our website www.worldscientific.com.

System Upgrade on Tue, Oct 25th, 2022 at 2am (EDT)

Existing users will be able to log into the site and access content. However, E-commerce and registration of new users may not be available for up to 12 hours.
For online purchase, please visit us again. Contact us at [email protected] for any enquiries.

ADAPTIVE COMMUNICATION ARCHITECTURES FOR RUNTIME RECONFIGURABLE SYSTEM-ON-CHIPS

    For exploiting the inherent parallelism enclosed in System-on-Chip designs, special architectural prerequisites have to be met. These prerequisites mainly affect the communication infrastructure, as parallel processing of all hardware modules accounts for a continuous and sufficient provision of data. While traditional communication architectures may fulfill these requirements for a fixed System-on-Chip design, changing composition, number and locations of processing modules in runtime reconfigurable System-on-Chips require new communication paradigms. Special communication architectures especially for use in runtime reconfigurable System-on-Chip designs are presented in this article. Their analysis provides a basis for the design of CoNoChi, a runtime reconfigurable Network-on-Chip dedicated for the usage in FPGA-based designs. CoNoChi supports the adaptation of the network topology during runtime by providing mechanisms to add or remove switches from the network during runtime without stopping or stalling the network. The applicability of CoNoChi is shown on the basis of a complex runtime reconfigurable System-on-Chip for networking applications. Prototyping results demonstrate that CoNoChi is a promising alternative to existing communication architectures supporting both a high degree of adaptability during runtime and a high concurrency of data transfers.

    References

    • K. Compton and S. Hauck, ACM Computing Surveys 34, (2002). Google Scholar
    • L. Benini and D. Bertozzi, IEE Proc. of Computers and Digital Techniques 152, 261 (2005). Crossref, ISIGoogle Scholar
    • A.   Jantsch and H.   Tenhunen , Networks on Chips ( Kluwer Academic Publishers , Hingham, MA , 2003 ) . CrossrefGoogle Scholar
    • M. Huebneret al., Scalable Applicationdependent Network on Chip Adaptivity for Dynamical Reconfigurable Real-Time Systems, Proc. of the Int. Conf. on Field-Programmable Logic and its Applications (FPL'04) (2004) pp. 1037–1041. Google Scholar
    • C. Bobdaet al., DyNoC: A Dynamic Infrastructure for Communication in Dynamically Reconfigurable Devices, Proc. of the Int. Conf. on Field-Programmable Logic and its Applications (FPL'05) (2005) pp. 24–26. Google Scholar
    • C. Bobda and A. Ahmadinia, IEEE Design & Test of Computers 22(5), 443 (2005). Crossref, ISIGoogle Scholar
    • S. Jovanovicet al., CuNoC: A Scalable Dynamic NoC for Dynamically Reconfigurable FPGAs, Proc. of the Int. Conf. on Field-Programmable Logic and its Applications (FPL'07) (2007) pp. 753–756. Google Scholar
    • L. Benini and G. D. Micheli, Computer 35, 70 (2002). Crossref, ISIGoogle Scholar
    • T. Piontecket al., 14th Reconfigurable Architectures Workshop (RAW'07) (2007) p. 162. Google Scholar
    • A. Ahmadiniaet al., A Practical Approach for Circuit Routing on Dynamic Reconfigurable Devices, Proc. of the 16th IEEE Int. Workshop on Rapid System Prototyping (RSP'05) (2005) pp. 84–90. Google Scholar
    • H. ElGindyet al., RMB a reconfigurable multiple bus network, Proc. of the 2nd IEEE Symposium on High-Performance Computer Architecture (1996) p. 108. Google Scholar
    • T. Pionteck, R. Koch and C. Albrecht, Applying Partial Reconfiguration To Networkson-Chips, Proc. of the Int. Conf. on Field-Programmable Logic and its Applications (FPL'06) (2006) pp. 155–160. Google Scholar
    • C. Albrechtet al., Modelling Tile-Based Run-Time Reconfigurable Systems Using SystemC, Proc. of the European Conf. on Modelling and Simulation (ECMS'07) (2007) pp. 509–514. Google Scholar
    • Xilinx, Inc. Early Access Partial Reconfiguration User Guide, UG208, Version 1.1, Mar. 10, 2006 . Google Scholar
    • C. Albrechtet al., DynaCORE a dynamically reconfigurable coprocessor architecture for network processors, Proc. of the Euromicro Conf. on Parallel, Distributed and Network-Centric Processing (PDP'06) (Montbeliard-Sochaux, 2006) pp. 101–108. Google Scholar
    • C. Albrecht, R. Koch and T. Pionteck, On the Design of a Loosely-Coupled Run-Time Reconfigurable Network Coprocessor, Workshop on Media and Streaming Processors (MSP'05) (2005) pp. 43–49. Google Scholar