World Scientific
  • Search
Skip main navigation

Cookies Notification

We use cookies on this site to enhance your user experience. By continuing to browse the site, you consent to the use of our cookies. Learn More
×
Our website is made possible by displaying certain online content using javascript.
In order to view the full content, please disable your ad blocker or whitelist our website www.worldscientific.com.

System Upgrade on Tue, Oct 25th, 2022 at 2am (EDT)

Existing users will be able to log into the site and access content. However, E-commerce and registration of new users may not be available for up to 12 hours.
For online purchase, please visit us again. Contact us at [email protected] for any enquiries.

OPERATING SYSTEMS IN SILICON AND THE DYNAMIC MANAGEMENT OF RESOURCES IN MANY-CORE CHIPS

    This discussion paper explores the problems of operating systems support when implementing concurrency controls at the level of the instruction set in processors designed for multi- and many-core chips. It introduces the SVP model and its implementation in DRISC processors to a level of detail required to understand these problems. The major contribution of the paper is in analysing the issues faced in porting operating system functionality onto such processors. The paper covers the issues of job scheduling, dynamic resource management, memory protection and security. It provides examples in μTC (a language based on the SVP model) of how resource management and security issues are managed. It concludes that the implementation of concurrency controls in a processors instruction set is very disruptive. However, the author sees no alternatives if mainstream computing is ever to be served effectively by multi- and many core processors.

    References

    • Krste Asanovic, et. al. (2006) The Landscape of Parallel Computing Research: A View from Berkeley, Technical Report No. UCBEECS-2006-183 . Google Scholar
    • D. May and R. Shepherd, The transputer implementation of occam, Proc. Intl Conf on Fifth-Generation Computer Systems (1984) pp. 533–541. Google Scholar
    • E. lee, IEEE Computer 36(5), 33 (2006). Google Scholar
    • A. Bolychevsky, C. R. Jesshope and V. B. Muchnick, IEE Trans. E, Computers and Digital Techniques 143, 309 (1996), DOI: 10.1049/ip-cdt:19960788. Crossref, ISIGoogle Scholar
    • C. R. Jesshope, The f-code abstract machine and its implementation, Proc COMPEURO 92 (IEEE Press, 1992) pp. 169–174. Google Scholar
    • V. B.   Muchnick and A. B.   Shafarenko , Data Parallel Computing - the Language Dimension ( Chapman Hall , 1996 ) . Google Scholar
    • C. R. Jesshope, Parallel processing Letters 16(2), 209 (2006), DOI: 10.1142/S0129626406002587. Link, ISIGoogle Scholar
    • R.   Allen and K.   Kennedy , Optimizing Compilers for Modern Architectures ( Morgan Kaufmann Publishers , 2001 ) . Google Scholar
    • H.   Kasahara et al. , Multigrain automatic parallelization in Japanese millennium project IT21 advanced parallelizing compiler , PARELEC 02: Proc. of the Intl. Conf. Parallel Computing in Electrical Engineering ( IEEE Computer Society , 2002 ) . Google Scholar
    • J W Moore (1983) The HEP Parallel Processor, Los Alamos Science, Fall 1983, pp 72-75 . Google Scholar
    • R. Alversonet al., The Tera Computer System, Proc. of the 4th International Conference on Supercomputing (ACM Press, New York, NY, USA, 1990) pp. 1–6. Google Scholar
    • J. W.   Berry et al. , Graph Software Development and Performance on the MTA-2 and Eldorado , 48th Cray Users Group Meeting ( 2006 ) . Google Scholar
    • G. M. Papadopoulos and D. E. Culler, Monsoon: An Explicit Token Store Architecture, Proc. 17th International Symposium on Computer Architecture (1990) pp. 82–91. Google Scholar
    • G M Papadopoulos and D E Culler (1998) Retrospective: Monsoon: An Explicit Token Store Architecture, In 25 Years of the International Symposia on Computer Architecture: Selected Papers, pp. 7476 . Google Scholar
    • A. E. Eichenberger and  et. al, Optimizing Compiler for the CELL Processor, Proc 14th Intl. Conf. on Parallel Architectures and Compilation Techniques (PACT) (IEEE Computer Society, 2005) p. 161172. Google Scholar
    • Richard A. Hankinset al., Multiple Instruction Stream Processor, Proc 33rd International Symposium on Computer Architecture (ISCA'06) (2006) pp. 114–127. Google Scholar
    • R. Nikhil Arvind and K. Pingali, ACM Transactions on Programming Languages and Systems 11 (1989). ISIGoogle Scholar
    • T. D. Vu and C. R. Jesshope, Formalizing SANE virtual processor in thread algebra, ICFEM, eds. M. Butler, M. G. Hinchley and M. M. Larrondo-Petrie (2007) pp. 345–365. Google Scholar
    • H. L. Muller, P. W. A. Stallard and D. H. D. Warren, Hiding Miss Latencies with Multithreading on the Data Diffusion Machine, Proc. 1995 Intl. Conf. on Parallel Processing, ICPP 95I (1995) pp. 78–185. Google Scholar
    • G. R. Gao and V. Sarkar, IEEE Trans. Comput. 49(8), 798 (2000), DOI: 10.1109/12.868026. Crossref, ISIGoogle Scholar
    • M. W. van Tol, C. R. Jesshope, M. Lankamp and S. Polstra (2008) An implementation of the SANE Virtual Processor using POSIX threads, submitted to Journal of Systems Architecture . Google Scholar
    • C. R. Jesshope, μTC - an intermediate language for programming chip multiprocessors, Proc. Pacific Computer Systems Architecture Conference 2006 - ACSAC06, LNCS (2006) pp. 147–160. Google Scholar
    • G. Heiser, Software: Practice and Experience 28(9), 901 (1998). Crossref, ISIGoogle Scholar
    • J. S. Chase and  et. al, ACM TOCS 12(4), 271 (1994), DOI: 10.1145/195792.195795. Crossref, ISIGoogle Scholar
    • A. C. Skousen and D. S. Miller, Operating System Structure and Processor Architecture for a Large Distributed Single Address Space, Proceedings of PDCS 98: 10th International Conference on Parallel and Distributed Computing Systems (1998) pp. 631–634. Google Scholar
    • R Fabry (1974) Capability-based addressing, CACM, 7 no 7, pp 403-412 . Google Scholar