World Scientific
  • Search
Skip main navigation

Cookies Notification

We use cookies on this site to enhance your user experience. By continuing to browse the site, you consent to the use of our cookies. Learn More
×
Our website is made possible by displaying certain online content using javascript.
In order to view the full content, please disable your ad blocker or whitelist our website www.worldscientific.com.

System Upgrade on Tue, Oct 25th, 2022 at 2am (EDT)

Existing users will be able to log into the site and access content. However, E-commerce and registration of new users may not be available for up to 12 hours.
For online purchase, please visit us again. Contact us at [email protected] for any enquiries.

MICROTHREADING A MODEL FOR DISTRIBUTED INSTRUCTION-LEVEL CONCURRENCY

    This paper analyses the micro-threaded model of concurrency making comparisons with both data and instruction-level concurrency. The model is fine grain and provides synchronisation in a distributed register file, making it a promising candidate for scalable chip-multiprocessors. The micro-threaded model was first proposed in 1996 as a means to tolerate high latencies in data-parallel, distributed-memory multi-processors. This paper explores the model's opportunity to provide the simultaneous issue of instructions, required for chip multiprocessors, and discusses the issues of scalability with regard to support structures implementing the model and communication in supporting it. The model supports deterministic distribution of code fragments and dynamic scheduling of instructions from within those fragments. The hardware also recognises different classes of variables from the register specifiers, which allows the hardware to manage locality and optimise communication so that it is both efficient and scalable.

    References

    • R. W.   Hockney and C. R.   Jesshope , Parallel Computers ( Adam Hilger Ltd. , 1981 ) . Google Scholar
    • R. W.   Hockney and C. R.   Jesshope , Parallel Computers 2 ( Adam Hilger Ltd , 1988 ) . Google Scholar
    • D. Levine, D. Callahan and J. Dongarra, Parallel Computing 17(10-11), 1223 (1991). Crossref, ISIGoogle Scholar
    • C. R. Jesshope, Comp. Phys. Comm. 26, 237 (1982). Crossref, ISIGoogle Scholar
    • V. B.   Muchnick and A. V.   Shafarenko , Data Parallel Computing: the Language Dimension ( Thompson Publishing , 1996 ) . Google Scholar
    • P. Mattos, New Electronics 17(16), 4345 (1984). Google Scholar
    • M. Homewoodet al., IEEE Micro 10 (1987). Google Scholar
    • C. Lazou, Primeur monthly  (2002), http://www.hoise.com/primeur/02/articles/monthly/CL-PR-06-02-1.html. Google Scholar
    • J. Burns and J. Gaudiot, Area and system clock effects on SMT/CMP processors, Intl Conf on Parallel Architectures (PACT 01) (2001) (IEEE, 2001) pp. 211–221. Google Scholar
    • R. P. Peterson et al. (2002) Design of an 8-wide superscalar RISC microprocessor with simultaneous multithreading, ISSC Digest and Visuals Supplement . Google Scholar
    • V.   Agarwal et al. , Clock rate versus IPC: The end of the road for conventional microarchictectures , Proc 27th International Symposium on Computer Architecture (ISCA) ( 2000 ) . Google Scholar
    • I. Par, M. Powell and T. Vijaykumar, Reducing register ports for higher speed and lower energy, Proc. 35th annual ACM/IEEE international symposium on Microarchitecture (ACM, 2002) pp. 171–182. Google Scholar
    • S. Rixneret al., Register organization for media processing, Proceedings of the 6th International Symposium on High-Performance Computer Architecture (IEEE, 2000) pp. 375–386. Google Scholar
    • A. Gupta and W. J. Dally, Computer Architecture Letters 4, (2005). Google Scholar
    • D. Burgeret al., IEEE Computer 37(7), 44 (2004). CrossrefGoogle Scholar
    • S. Swanson, A. Schwerin, A. Petersen, M. Oskin and S. Eggers (2004) Threads on the Cheap: Multithreaded Execution in a Wave Cache Processor, Proc WCED in conjunction with ISCA, at June 2004 . Google Scholar
    • M. Bedford Taylor et al. , Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams , Proc ISCA ( 2004 ) . Google Scholar
    • A. Bolychevsky, C. R. Jesshope and V. B. Muchnick, IEE Trans. E, Computers and Digital Techniques 143, 309 (1996). Crossref, ISIGoogle Scholar
    • C. R. Jesshope, Multithreaded microprocessors evolution or revolution, Proc. ACSAC 2003: Advances in Computer Systems Architecture, LNCS 2823, eds.  Omondo and  Sedukhin (Springer, Berlin, Germany, 2003) pp. 21–45. Google Scholar
    • K. Bousias, N. M. Hasasneh and C. R. Jesshope, The Computer Journal 49(2), 211 (2006). Crossref, ISIGoogle Scholar
    • L. Gwennap, Microproc. Report 11(2), 1822 (1997). Google Scholar
    • Y. Solihin, J. Lee and J. Torrellas, IEEE Trans. on Parallel and Distributed Systems 14(6), (2003). Google Scholar
    • R.   Balasubramonian , S.   Dwarkadas and D. H.   Albonesi , Dynamically allocating processor resources between nearby and distant ILP , Proc. Intl. Symp. on Computer Architecture ( 2001 ) . Google Scholar
    • R.   Chappell et al. , Simultaneous subordinate microthreading (SSMT) , Proc. Intl. Symposium on Computer Architecture ( 1999 ) . Google Scholar
    • J.   Redstone , S. J.   Eggers and H. M.   Levy , An analysis of operating system behavior on a simultaneous multithreaded architecture , Intl. Conf. on Architectural Support for Programming Languages and Operating Systems ( ) ( 2000 ) . Google Scholar
    • C.   Zilles and G.   Sohi , Execution-based prediction using speculative slices , Proc. Intl. Symposium on Computer Architecture ( 2001 ) . Google Scholar
    • J. Redstone, S. Eggers and H. Levy, Mini-threads: increasing TLP on small-scale SMT processors, Proc 9th Intl. Symp. On High Performance Computer Architecture (HPCA-9) (IEEE, 2003) p. 19. Google Scholar
    • R. S.   Nikhil , G. M.   Papadopoulos and   Arvind , *T: A multithreaded massively parallel architecture , Proc. Intl. Symposium on Computer Architecture ( 1992 ) . Google Scholar
    • T. Ungerer, B. Robic and J. Silt, The Computer Journal 45(3), 320 (2002). Crossref, ISIGoogle Scholar
    • S.-B. Scholz, Journal of Functional Programming 13(6), 1005 (2003). Crossref, ISIGoogle Scholar
    • Bell, I., Hasasneh, N. and Jesshope C. R. (2005) Microgrids and Micro-contexts: Support Structures for Microthread Scheduling and Synchronisation, to be published in [?] (Special issue and Proc. 1st MicroGrid Conference, Amsterdam, July 2005). Preprint located at: http://staff.science.uva.nl/~jesshope/Papers/IJPP.pdf . Google Scholar